Docket No. 501299.01

EWB:gah

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SENT: April 3, 2008

Kindly acknowledge receipt of the below-listed documents by placing your receiving stamp hereon and mailing:

Request for corrected Certificate of Correction; Original Certificate of Correction (with changes marked in red) in re: Tae H. Kim, U.S. Patent No. 6,975,552 B2, Issued December 13, 2005, for HYBRID OPEN AND FOLDED DIGIT LINE ARCHITECTURE.

14:\UP\Clicat

. .

Docket No. 501299.01

EWB:gab


Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SENT: April 3, 2008

Kindly acknowledge receipt of the below-listed documents by placing your receiving stamp hereon and mailing:

Request for corrected Certificate of Correction; Original Certificate of Correction (Williamses marked in red) in re: Tae H. Kim, U.S. Patent No. 6,975,552 B2, Issued December 13, 2005, for HYBRID OPEN AND FOLDED DIGIT LINE ARCHITECTURE.

HAPAClients Micron Technology 1200501209.01 S01209.01 postcard - req corrected cert of corr. due DORSEY & WHITNEY LLP





PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Tac H. Kim

Attorney Docket No.: 501299.01

Patent No. : US 6,975,552 B2

Serial No.

: 10/644,610

Issue Date: December 13, 2005

Filed

: August 19, 2003

Title

: HYBRID OPEN AND FOLDED DIGIT LINE ARCHITECTURE

REQUEST FOR CORRECTED CERTIFICATE OF CORRECTION

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Attached is the original official Certificate of Correction received from the PTO in the above-identified application, for which issuance of a corrected Certificate of Correction is respectfully requested.

There is an error with respect to the following data, which is incorrectly omitted.

Column, Line	Reads	Should Read
Item (57), Line 3	"and open line"	and open digit line
Column 7, Line 38	202b is a respective row address latch 226, which stores the row address, and a	of the memory arrays 202a, 202b is a respective row address latch 226, which stores the row address, and a row decoder 228, which
:	row decoder 228 which applies various"	applies various

The corrections to be made have been marked in red on the original of the enclosed Certificate of Correction.

Respectfully submitted,

DORSEY & WHITNEY LLP

Edward W. Bulchis

Registration No. 26,847

EWB:gah

Enclosures:

Postcard

Original Certificate of Correction (with changes marked in red)

1420 Fifth Avenue, Suite 3400

Seattle, WA 98101

Tel: (206) 903-8800

Fax: (206) 903-8820

h:\ip\clients\micron technology\1200\501299.01\501299.01 req corrected cert of corr.doc

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

: 6,975,552 B2

Page 1 of 2

APPLICATION NO. : 10/644610

DATED

: December 13, 2005

INVENTOR(S)

: Tae H. Kim

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

		- 4
Column, Line Item (57), Line 3	digit Reads "and an open line"	Should Resd and open line
Column 1, Lines 45, 50	"complimentary"	complementary
and 52		
Column 2, Line 40	"pair is surrounded"	pair being surrounded
Cohmn 4, Line 30	"to which portion of a	to which portions of a
	digit line memory cells	digit line of memory cells
	are"	are
Column 4, Line 41	"aspects of a open digit	aspects of an open digit
	line"	line
Column 4, Line 64	"array 10, thus, coupling"	-array 10, thus coupling
Column 5, Line 57	"memory arrays, thus,"	memory arrays, thus
Column 5, Line 59	"to active column 50, 80"	to active columns 50,
		80
Column 6, Line 27	"but are instead, shifted"	-but are instead shifted
Column 6, Line 41	"are desired. For	are desired; for
	example,"	example,-

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

: 6,975,552 B2

Page 2 of 2

APPLICATION NO.: 10/644610

DATED

: December 13, 2005

INVENTOR(S)

: Tae H. Kim

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 6, Line 66

"MDL portion 156.

-MDL portion 156.

virtue of the data state

Consequently, the voltage

stored by the"

of the digit line will be

altered from the precharge

voltage by virtue of the

data state stored by the--

Column 7, Line 38

"of the memory arrays

-- of the memory arrays 202a,

202a, 202b is a respective

202*b* is a respective

row various"

row address latch 226,

which stores the row

address, and a row decoder

228, which applies various-

Column 14, Line 21

"cells of the columm"

--cells of the column--

Signed and Sealed this

Twenty-fifth Day of December, 2007



JON W. DUDAS Director of the United States Patent and Trademark Office